



EMI Filter Design Example

This is a very small 1 hour session
based on our 2 Day EMI Filter Design
Workshop

© Biricha Digital Power Ltd
Parkway Dr
Reading
RG4 6XG – UK
April - 2018

Dr Ali Shirsavar
Biricha Digital Power Ltd

PSU Specification

- Input voltage $\rightarrow V_{in} = 12V$
- Output power $\rightarrow P_{out} = 6.75W$
- Efficiency $\rightarrow \eta = 85\%$
- PSU closed loop input impedance $\rightarrow Z_{in} = 18\Omega$
- Desired single stage filter output impedance $\rightarrow Z_o = Z_{in}/10 < 2\Omega$
- Input current $\rightarrow I_{in} = V_{in}/Z_{in} = 660mA$
- Switching frequency $\rightarrow F_s = 200kHz$
- Lowest frequency of interest $\rightarrow F_h = 200kHz$
- Harmonic number of $F_h \rightarrow n = 1$
- PSU Loop cross over frequency $\rightarrow F_x = 2kHz$
- Reflected Ripple Current** @ F_h (no filtering, simulated) $\rightarrow I_{rr_RMS} = 760mA$
- Estimated Duty / $\eta = 42\%$
- Reflected Ripple Current @ F_h (no filtering, calculated) $\rightarrow I_{rr_RMS} =$
- Source Inductance $\rightarrow L_{source} = 100\mu H$ (standard LISN)

Filter Specification

- Desired Irr after filtering $\rightarrow I_{rr_filtered_RMS} = 100dBuV$ (i.e. 2mA)
- Gain of single stage filter @ $F_h \rightarrow Gain_{2^{nd}order} = 0.05$
- single stage filter cut-off of frequency $\rightarrow F_{c/o} = 10.3kHz$
- Desired cut-off frequency of common mode filter $\rightarrow F_{c/o_CM} = 75kHz$


$$C1 \cong \frac{Cd}{5}$$

$$Z_{in} \approx \frac{V_{in}^2 \eta}{P_{out}}$$

$$f_{c/o} = \frac{1}{2\pi\sqrt{LC}}$$

$$Z_o = \sqrt{\frac{L^*}{C}}$$

$$Q \cong \frac{1}{R} \sqrt{\frac{L}{C}}$$



Where $L = L1$, $C = C1$, $R = R_d$

$$Gain_{2^{nd}order@f} = \frac{\text{Desired Amplitude after filtering}}{\text{Amplitude before filtering}} = \frac{f_{c/o}}{f}$$

$$I_{rr_nth_Harmonic_RMS} = \frac{0.45}{n} \left(\frac{P_{out}}{V_{in} \times \text{efficiency} \times D} \right) \sin(n \times 180^\circ \times D)$$

$$F_{ESR0} = \frac{1}{2\pi C1 ESR_{C1}}$$

$$F_{pi} \cong 1/2\pi\sqrt{(L_{source} || L1) \times C_{pi}}$$

Cpi Rules:

- 1 \rightarrow
- 2 \rightarrow
- 3 \rightarrow

$$dB\mu V \text{ to Amps} = 10^{\left(\frac{\text{Voltage in dB}\mu V}{20}\right)} \frac{1\mu V}{50\Omega} =$$

$$F_{c/o_CM} = \frac{1}{2\pi\sqrt{L_{CM1} C_{CM1}}}$$

Note 1: We have 2 CM caps

Note 2: Typically 1 decade below where CM noise starts

* $L = L_{source} + L1 \rightarrow$ for worse case Z_o calculations only

** Reflected ripple current with no filtering is the same as Input Terminal Ripple Current

Single Cell/Stage LC EMI Specification


- Min Capacitance → $C1_{min} = 8\mu F$
- Max Capacitance → $C1_{max} = 20\mu F$

- Min Inductance → $L1_{min} = 10\mu H$
- Max Inductance → $L1_{max} = 30\mu H$

- Selected C1 & Part No = 1 x 10 μF + (3 x 4.7 μF on-board)
- Total C1 after DC Bias Loss = 7.1 μF + 12.3 μF = ~20 μF
- Combined ESR of C1 @ F_s = ~1m Ω
- Frequency of ESR Zero due to C1 → $F_{ESR0} = 8\text{MHz}$

- Selected L1 & Part No = ~10 μH
- Actual $F_{c/o} = 10\text{kHz}$
- Actual Z_o (not including L_{source}) = 0.7
- Actual Z_o (including L_{source}) = 2.3

- Calculated Damping Cap → $C_d =$
- Calculated Damping Resistor → $R_d =$
- Actual Damping Cap → $C_d = 100\mu F$
- Actual Damping R → $R_d = 0.42$
- Q (not including L_{source}) = 1.7
- Q (including L_{source}) = 5.6




EMI Filter Design Workshop

Day 1: Introduction to EMI Filter Design

- Filter design from ground up including LC & Pi filters with and without damping
- Power supply stability, Middlebrook's stability criteria and input filter interaction
- Becoming comfortable with using spectrum analysers, LISNs and network analysers
- Using Biricha's DC-DC EMI filter design software to speed up the design process
- Hands-on Labs, including:
 - LISN and Spectrum Analyser set-up for pre-compliance and EMC testing
 - Filter measurement with Bode100 network analyser
 - Step-by-step input and out filter design, implementation and testing

Day 2: AC/DC Line Filter Design

- Single Phase CCM Boost PFC topology operation & filtering needs
- Correct component selection, common mode chokes, differential mode choke, capacitors
- Designing high order/2-stage EMI filters
- AC-DC Line filter design & Biricha's step-by-step Line filter design guide
- Hands-on Labs, including:
 - AC/DC Line filter design and measurement for PFCs
 - High order, 2 stage filter design and measurement
 - Correct filter component selection and routing



Aschheim (Near Munich)

June 19th to 20th 2018

For full details, syllabus and registration, please visit

www.biricha.com/emc

Cpi Design Calculations

- Rule 1: $C_{pi} < C1/5$
- Max C_{pi} due to $C1 = 20\mu F / 5 = 4\mu F$

- Rule 2: F_{pi} should be ± 1 octave away from F_s
- Actual $L1 = 10\mu H$
- Source Impedance $L_{source} = 100\mu H$
- F_s to avoid resonance = 200kHz
- So C_{pi} should be bigger than = 280nF
- Or C_{pi} should be smaller than = 17nF

- Rule 3: $Z_{Cpi} @ F_s < 5\Omega$
- $C_{pi} \geq 160nF$

- Min C_{pi} Capacitance = 280nF
- Max C_{pi} Capacitance = 4uF

- Actual C_{pi} Selected = 1uF
- $F_{pi} = 52.8kHz$

CM Choke Calculations

- Calculated CM Choke Inductance $L_{CM1} = 0.5mH$
- Selected L_{CM1} & Part Number =
- Calculated CM filter capacitance $2 \times \frac{1}{2} C_{CM1} = 9nF$
- Selected $\frac{1}{2} C_{CM1}$ & Part No = $2 \times 4.7nF$

